

**WHAT IS CLAIMED IS:**

1           1. A circuit comprising:  
2           an input stage including a first pair of input transistors wherein each of the  
3           transistors of the first pair of input transistors is coupled to a  
4           corresponding input terminal, and wherein the input terminals are  
5           operable to receive respective input signals;  
6           a summing stage coupled to the input stage and including an output  
7           terminal, the summing stage configured to receive a plurality of  
8           signals from the input stage; and  
9           a hysteresis feedback stage including an input terminal coupled to the  
10          output terminal of the summing stage, wherein the hysteresis  
11          feedback stage is further coupled to at least one summing node of  
12          the summing stage, and wherein the hysteresis feedback stage is  
13          operable to supply a current to the at least one summing node  
14          based on an output signal supplied at the output terminal of the  
15          summing stage.

1           2. The circuit of claim 1 wherein the hysteresis feedback stage comprises  
2           a first hysteresis transistor including a hysteresis transistor input terminal.

1           3. The circuit of claim 2 further comprising:  
2           a second hysteresis transistor including a second hysteresis transistor  
3           input terminal coupled to the output terminal of the summing stage,  
4           wherein the second hysteresis transistor is further coupled to at  
5           least another summing node of the summing stage, and wherein  
6           the second hysteresis transistor is operable to supply a second  
7           current to the at least another summing node based on the output  
8           signal supplied at the output terminal of the summing stage; and  
9           a first current limiting transistor coupled between a first current source and  
10          the first hysteresis transistor.

1           4. The circuit of claim 3 further comprising:  
2           a bias circuit operable to provide a bias voltage to the first current limiting  
3           transistor and to a transistor controlling a current provided to the  
4           first pair of input transistors.

1           5. The circuit of claim 1 further comprising a control transistor operable to  
2           enable and/or disable the hysteresis feedback stage.

1           6. The circuit of claim 1 wherein the hysteresis feedback stage includes a  
2           current starved inverter.

3           7. The circuit of claim 1 wherein the input stage further comprises:  
4           a second pair of input transistors wherein each of the transistors of the  
5           second pair of input transistors is coupled to a corresponding one  
6           of the input terminals.

1           8. The circuit of claim 7 wherein the first pair of input transistors is a  
2           differential pair of input transistors of a first type, and wherein the second pair of  
3           input transistors is a differential pair of input transistors of a second type.

1           9. The circuit of claim 1 wherein the summing stage includes a current  
2           mirror.

1           10. The circuit of claim 1 further comprising:  
2           a programmable analog circuit block, the programmable analog circuit  
3           block having analog circuit block positive and negative input  
4           terminals and analog circuit block positive and negative output  
5           terminals;  
6           an analog routing pool, the analog routing pool controlling the routing of at  
7           least one of: a signal provided by the programmable analog circuit  
8           block, a signal provided to the programmable analog circuit block, a  
9           signal provided to the input stage, and the output signal supplied at  
10          the output terminal of the summing stage.

1           11. The circuit of claim 10 further comprising:  
2           a memory coupled to the analog routing pool, the memory storing  
3           information for use in programming the analog routing pool.

1           12. The circuit of claim 1 further comprising:  
2           a digital to analog converter coupled to the input stage and operable to  
3           provide an analog signal to at least one of the first pair of input  
4           transistors.

1           13. A method of providing hysteresis in a comparator circuit, the method  
2 comprising:  
3           controlling a first transistor with an output signal of a comparator circuit;  
4           controlling a second transistor with the output signal of the comparator  
5           circuit;  
6           limiting an amount of current available to at least one of the first transistor  
7           and the second transistor; and  
8           applying an output current from at least one of the first transistor and the  
9           second transistor to a summing node of the comparator circuit.

1           14. The method of claim 13 wherein controlling the first transistor  
2 comprises:  
3           routing the output signal of the comparator circuit to a gate terminal of the  
4           first transistor.

1           15. The method of claim 13 wherein limiting an amount of current  
2 available to at least one of the first transistor and the second transistor further  
3 comprises:  
4           providing a current limiting transistor between a current sources and the at  
5           least one of the first transistor and the second transistor; and  
6           biasing the current limiting transistor with a bias voltage from a bias circuit.

1

1           16. The method of claim 15 further comprising controlling a current  
2 available to an input stage of the comparator circuit using the bias voltage.

3           17. The method of claim 13 further comprising:  
4 summing the output current from at least one of the first transistor and the  
5 second transistor with at least one output current from an input  
6 stage of the comparator circuit.

1           18. The method of claim 13 further comprising:  
2 selectively enabling or disabling the at least one of the first transistor and  
3 the second transistor.

1           19. An apparatus comprising:  
2 means for amplifying the difference between a first input signal and a  
3 second input signal;  
4 means for summing a plurality of output signals from the amplifying  
5 means; and  
6 means for providing a hysteresis signal to the summing means for  
7 amplifying the difference between a first input signal and a second  
8 input signal.

1           20. A comparator comprising;  
2 an input amplifier including:  
3 a first pair of input transistors having a first transistor type, each of  
4 the first pair of input transistors being coupled to a  
5 corresponding input terminal operable to receive a  
6 respective input signal;  
7 a second pair of input transistors having a second transistor type,  
8 each of the second pair of input transistors being coupled to  
9 a respective one of the corresponding input terminals;  
10 a first current mirror coupled to the first pair of input transistors and  
11 operable to sum a first pair of input amplifier output signals and

12 provide at least a portion of a comparator output signal on a  
 13 comparator output terminal;  
 14 a second current mirror coupled to the second pair of input transistors and  
 15 operable to sum a second pair of input amplifier output signals and  
 16 provide at least another portion of the comparator output signal on  
 17 the comparator output terminal;  
 18 a first hysteresis transistor including a first hysteresis transistor input  
 19 terminal coupled to the comparator output terminal and operable to  
 20 supply a first hysteresis current to at least one of the first current  
 21 mirror and the second current mirror; and  
 22 a second hysteresis transistor including a second hysteresis transistor  
 23 input terminal coupled to the comparator output terminal and  
 24 operable to supply a second hysteresis current to at least one of  
 25 the first current mirror and the second current mirror.

1